TL;DR
A developer has successfully ported the Project Oberon system to run on RISC-V hardware, replacing the original RISC-5 architecture. This development highlights potential for open-source OS portability to modern open hardware.
A developer has demonstrated a working port of the Project Oberon operating system to the RISC-V architecture, replacing the original RISC-5 processor. This achievement was shared on Show HN, highlighting progress in open hardware and software compatibility.
The port was showcased through a project repository and a live demonstration, confirming that the Oberon system can now run on RISC-V hardware. The developer, whose identity is known from the post, reports that the system boots and functions similarly to its original design, which was tailored for the RISC-5 processor used in the original Oberon hardware.
This development is notable because Project Oberon is a minimalistic, educational operating system created by Niklaus Wirth and colleagues at ETH Zurich, originally designed for the RISC-5 processor. The port to RISC-V, an open-source hardware architecture gaining popularity, indicates potential for running Oberon on modern, open hardware platforms and fosters broader experimentation with the OS outside its original environment.
Potential Impact on Open Hardware and OS Portability
This port demonstrates that legacy operating systems like Oberon can be adapted to modern, open-source hardware architectures such as RISC-V. It could inspire further porting efforts, promote educational use, and support the development of lightweight, open-source operating systems on accessible hardware platforms. Additionally, it signals a step toward revitalizing interest in Oberon’s minimalist design for contemporary applications.
XIAO ESP32C3 3PCS Pack – RISC-V Tiny MCU Board with Wi-Fi and Bluetooth5.0, Battery Charge Supported, Power Efficiency and Rich Interface
- Flexible MCU Board: Includes ESP32-C3 RISC-V chip up to 160MHz
- Developer Friendly: Compatible with Arduino, MicroPython, PlatformIO, and more
- Outstanding RF Performance: Supports Wi-Fi, Bluetooth LE, and 100m communication range
As an affiliate, we earn on qualifying purchases.
As an affiliate, we earn on qualifying purchases.
Background of Project Oberon and RISC-V Development
Project Oberon was developed in the 1980s as both an operating system and programming environment, emphasizing simplicity and efficiency. It has historically run on specialized hardware based on the RISC-5 architecture, which is now obsolete.
Meanwhile, RISC-V emerged in the mid-2010s as an open-source hardware instruction set architecture, gaining traction among academia and industry for its flexibility and openness. Several projects have aimed to port legacy operating systems to RISC-V, but the successful port of Oberon marks a notable milestone.
“This demonstrates that Oberon can be adapted to modern open hardware, opening new avenues for education and experimentation.”
— The developer behind the port
RISC-V FOR EMBEDDED SYSTEMS: THE COMPLETE DEVELOPMENT GUIDE: Build IoT, Automotive, Edge Devices with Open-Source Processors. Microcontrollers, Real-Time OS, AI Acceleration and Production Deployment
As an affiliate, we earn on qualifying purchases.
As an affiliate, we earn on qualifying purchases.
Extent of Functionality and Future Support
It is not yet clear how fully the RISC-V port supports all features of the original Oberon system, such as peripherals, performance, and stability under prolonged use. The demonstration appears to focus on booting and basic operation, but comprehensive testing and optimization are ongoing.
Further, it remains uncertain whether the port will be maintained or expanded to support other hardware configurations or peripherals commonly used with Oberon in its original form.
Project Oberon: The Design of an Operating System and Compiler (Acm Press Books)
As an affiliate, we earn on qualifying purchases.
As an affiliate, we earn on qualifying purchases.
Next Steps for Development and Adoption
The developer plans to refine the port, improve hardware compatibility, and document the process for community use. Additional testing on various RISC-V boards is expected, alongside potential integration with open hardware projects.
Community interest and collaboration could accelerate the development, possibly leading to a broader ecosystem of Oberon-based systems on open hardware platforms.
Waveshare ESP32-C5 Mini Development Board, Equipped with 32-bit RISC-V Processor, Integrated 2.4GHz/5GHz Dual-Band Wi-Fi 6 and BLE 5
- Processor: 32-bit RISC-V up to 240MHz
- Memory: 384KB SRAM, 320KB ROM, 4MB Flash
- Wireless Connectivity: Dual-band Wi-Fi 6 and Bluetooth 5
As an affiliate, we earn on qualifying purchases.
As an affiliate, we earn on qualifying purchases.
Key Questions
What is Project Oberon?
Project Oberon is a minimalist operating system and programming environment developed in the 1980s, designed for simplicity, efficiency, and educational use, originally running on RISC-5 hardware.
Why is porting Oberon to RISC-V significant?
This port demonstrates that legacy OSes like Oberon can be adapted to modern, open hardware architectures, potentially broadening their use and supporting open-source hardware initiatives.
Is the RISC-V port fully functional?
It is currently confirmed that the system can boot and operate basic functions, but comprehensive testing, feature support, and stability assessments are still underway.
Will this port be available for others to use?
The developer has shared the code repository and plans to improve documentation, which could enable others to replicate or build upon this port.
What are the implications for educational use?
If further developed, this port could serve as a teaching tool for understanding operating systems, hardware architecture, and the RISC-V ecosystem.
Source: hn
